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Abstract- This paper concentrates on obtaining uniform 
weighted round robin schedules for input queued packet 
switches. The desired schedules are uniform in the sense 
that each connection is serviced at regularly spaced time 
slots, where the spacing is proportional to the inverse of 
the guaranteed data rate. Suitable applications include 
ATM networks as well as satellite switched TDMA systems 
that provide per packet delay guarantees. Three heuris- 
tic algorithms are proposed to obtain such schedules un- 
der the constraints imposed by the unit speedup of input 
queued switches. Numerical experiments indicate that the 
algorithms have remarkable performance in finding uniform 
schedules. 
1. INTRODUCTION 
A wide range of emerging applications place stringent per- 
formance requirements on broadband integrated service 
networks. Measures of service quality to be delivered by 
the network are commonly expressed in terms of packet 
loss, delay, and jitter. Applications involving real-time 
multimedia are inelastic in their requirements, and their 
performance measures are seldom expressed in probabilis- 
tic terms. Each such application flow, once admitted to 
the network, has to be virtually isolated from the state of 
the rest of the network. Appropriate per-hop behavior at 
network nodes is the essential component in delivering this 
end-to-end performance, and considerable research effort 
has been directed to identifying per-hop scheduling poli- 
cies which enable applications enjoy a perception of privacy 
while sharing network resources. 
Flow isolation on network nodes with output queued 
switch architectures is well understood. Fair queuing algo- 
rithms achieve this end by employing generalized processor 
sharing to  provide a guaranteed service rate for each active 
flow, and divide any remaining capacity fairly among such 
flows[l]. When used in conjunction with leaky bucket reg- 
ulation, these algorithms provide end-to-end delay guaran- 
tees[2]. The most elementary implementation of general- 
ized processor sharing is weighted round robin scheduling. 
Several other versions and implementations of fair queuing 
with varying complexities have been studied [l], [3], [4]. 
Output queuing has the disadvantage of requiring a fast 
switch fabric. For a switch size of N x N ,  the switching 
fabric needs to run N times faster than the port rate. In- 
creasing port rates and large switch sizes force designers 
to consider combined input-output queuing, which entails 
speeding up the switch fabric by a factor of S, 1 2 S < N ,  
with respect to the port rate. This does not incur any per- 
formance penalty compared to output queuing if S > 2; 
these values of S suffice to  emulate packet departures of 
an output queued switch[5]. The price paid lies in the 
complexity of the packet scheduling algorithms. These al- 
gorithms require packet departure times in advance, thus 
they are not good candidates in practice. In the extreme 
case when S = 1, the switching fabric runs at the port 
speed, and the switch employs input queuing only. An 
input queued switch can provide unit throughput by em- 
ploying non-FIFO queuing[6], however it cannot emulate 
an output queued switch in general[5]. Significantly less 
is known about the quality of service capabilities of in- 
put queued switches relatively to those of output queued 
switches. 
In this paper we provide strong evidence that an in- 
put queued switch can emulate an output queued switch 
if the latter employs a fine-granularity weighted round 
robin scheduler. Namely, we consider nonblocking crossbar 
switch with N input and N output ports. The demand on 
the switch is summarized by a matrix M = [ m ( i , j ) ] ~ , ~ ,  
which is a nonnegative integer matrix whose line sums are 
identical and equal to P. The goal is to schedule the 
service provisions through the switch such that for each 
i , j  E {1 ,2 , . - . ,N} and k = 1,2 ,3 , - - . ,  the switch provides 
the kth service between input port i and output port j by 
time slot rkP/m(i, j ) ]  . Here r.1 denotes the smallest inte- 
ger that is no smaller than z. This performance can be de- 
livered by an output queued switch in a relatively straight- 
forward manner[4]. However an input queued switch with 
unit speedup operates under the constraint that each input 
port and each output port can receive at most one service 
in each time slot, and it is far from clear whether such a 
schedule exists and if so how it can be obtained. This paper 
presents a formulation and an analysis which yields enough 
insight to develop very effective heuristic scheduling algo- 
rithms. 
Special cases of the situation considered here have been 
considered before. Philp and Liu conjectured that it is pos- 
sible to schedule periodic traffic through an input queued 
switch so that each packet from a flow leaves the switch 
before the next packet of that flow arrives, provided that 
line utilization does not exceed unity[7]. Their setting cor- 
responds to the case when P/m(i , j )  is an integer for each 
( i ,  j )  in the present formulation. Giles provided a construc- 
tive proof of this conjecture in the case when each period 
0-7803-7097- 1 IO 1 I$ 1 0.00 0200 1 I EEE 2028 
P/m(i , j )  evenly divides all longer periods[8]. A slightly 
more general model with time-dependent service rates is 
considered in [9], and a scheduling algorithm is given for 
the case N = 2. 
The rest of the paper is organized as follows. Section I1 
involves the formulation of the scheduling problem, and 
gives a characterization of its solutions. This characteri- 
zation is used in Section I11 to obtain a number of heuris- 
tic algorithms. These algorithms perform remarkably well, 
and their numerical study is presented in Section IV. 
11. THE SCHEDULING PROBLEM 
Consider an N x N input queued packet switch. The service 
requirement on the switch is given by a trafic matrix, M = 
[ m ( i , j ) ] N x N ,  which is a nonnegative integer matrix such 
that for some integer P 
C m ( i , j )  = P 
C m ( i , j )  = P 
N 
for a l l j  = 1 , 2 , - - . , ~  
i=l 
N 
for all i = 1 , 2 , - . - , ~ .  
j=1  
The integer P is called the schedule length. The traffic 
matrix dictates that the switch is required to  provide ser- 
vice to each connection ( i , j )  at rate m ( i , j ) / P ,  and in a 
regular manner such that the connection should receive its 
kth service by time slot [ k P / m ( i , j ) l .  Note that since the 
switch fabric has unit speedup, this requirement should be 
satisfied simultaneously for all connections subject to the 
constraint that at each time slot each port (either input or 
output) can be served at most once. If the switch can be 
programmed to deliver this performance, then we say that 
the traffic matrix admits a uniform weighted round robin 
(WRR) schedule. 
We proceed with a characterization of uniform WRR 
schedules on the input queued switch. Let the deadline 
sequence for a connection ( i , j )  be the one-sided binary se- 
quence (dl(i,j),dz(i,j),...) such that c,"=, d l ( i , j )  is the 
smallest number of services that should be received by the 
connection by the end of time slot ]E. In particular 
1 
0 otherwise. 
if Z = [ k P / m ( i , j ) ]  for some k 
= { 
Note that the deadline sequence is periodic, and its period 
is equal to the schedule length P. 
Packet transmission schedule through the switch at any 
time slot is represented by a permutation matrix = 
[ r ( i , j ) ] N x N ,  which is a binary matrix with exactly one 
nonzero entry in each row and in each column. Namely, 
~ ( i , j )  = 1 indicates that connection ( i , j )  receives service 
in the associated time slot. In that case all other entries on 
the ith row and j t h  column are zero, thus each input and 
output port is served at most once at each time slot. If a se- 
quence (n1, n,, . . -) of permutation matrices is adopted so 
that the switch is scheduled according to at each time 
slot I ,  then nl(i,j) denotes the number of services 
received by connection ( i , j )  by time slot k. Thus such a 
sequence constitutes a uniform WRR schedule if and only 
if for each connection ( i ,  j ) ,  
IC k 
Cl&(i,j) 2 Cdl(i,j) for each IC = 1 , 2 , . . .  (1) 
Note that if such a sequence exists, then the periodicity of 
the deadline sequence implies that it can be taken periodic 
by setting l& = n(k modulo In the rest of the pa- 
per we shall concentrate on determining a single period of 
a uniform WRR schedule. To further simplify the charac- 
terization, a straightforward application of the pigeonhole 
principle yields that if condition (1) holds then it holds with 
strict equality for k = P. Subtracting both sides of condi- 
tion (1) from this common value, and defining the matrix 
DI = [di (i, j ) ]  N x N  yield the following equivalent matrix 
form of condition (1). 
1=1 1=1 
P P 
Dz 2 TI1 for each k = 1,2 , .  . . , P. (2) 
l = k  l = k  
Here matrix inequalities are understood to hold componen- 
twise. The following example illustrates a traffic matrix 
and an associated uniform WRR schedule with N = 4, 
P = 8. 
Example 1: 
r 3  2 2 11  
2 0 2 4  M = L ;  5 s :1 
D s = [ o  1 0 1 1  1  l ] >  " . = L o  0 0 1 0  1 0 OJ. 
1 0 0 0  1 1 1 1  
0 0 0 0  0 1 0 0  
D 7 = [  0 0 0 0     1 .  = 7 = [ ;  8 ; :I, 
0 0 0 0  0 0 1 0  
1 0 0 0  1 0 0 0  
D 6 = [ o  0 0 0 1  1  0 1 ,  .6=[: : 
1 0 0 0  0 1 0 0  
y o  o o 0 1  y o  o 1 0 1  
0 1 1 0  1 0 0 0  
D 4 = [ 0  1 0 1 1  1  1 1 9  . 4 = [  0 0 0 1   o 1 0 1 .  
0 1 1 0  0 1 0 0  
r o  o o 0 1  r o  1 o 0 1  
0-7803-7097-1/01/$10.00 02001 IEEE 2029 
Input: Traffic matrix M. 
Output: Either a uniform WRR schedule (II,, nz, . . . , IIp)  or fail- 
ure. 
begin 
0 0 0 0  0 0 1 0  
0 0 0 0  0 0 0 1  
0 0 0 0  1 0 0 0  
Compute Di,  1 = 1 , 2 , .  . . , P .  
Extract nP from DP We now comment on identifying a uniform WRR schedule. 
Note that the matrices D1, are determined by the traffic 
matrix. It is possible to show that, for an arbitrary traffic 
matrix, a set of P - k + 1 permutation matrices can be 
extracted from CL, Dl matrix for all k values . However, 
it is not clear if the extracted set of permutation matrices 
results in a growing sequence in the increasing values of 
k, and there is ongoing work in this direction. In the rest 
of the paper we provide three heuristic algorithms, each 
of which is inspired by the form of condition (2). These 
algorithms are based on a greedy method, termed backward 
extraction, that determines the matrices IIl in decreasing 
order of E .  The algorithms have outstanding performance 
as reported in Section IV. These results strongly support 
the possibility of the existence of uniform WRR schedules 
for arbitrary traffic matrices. 
111. HEURISTIC ALGORITHMS 
We start with an observation that motivates the heuristics 
studied in this paper. In the argument below extructing 
a permutation matrix from a given matrix refers to find- 
ing a permutation matrix that is componentwise no larger 
than the latter matrix. In particular (II1, ll2, . . . , IIp) is 
a uniform WRR schedule if and only if, by condition (2) 
considered for k = P, IIp is extractable from D p ,  and for 
each k = P - 1, P - 2 , .  a - ,  1, II, is extractable from the 
matrix D1 - Cd=k+l &.
The heuristic algorithms proposed in this paper are 
based on obtaining a schedule in P stages. In the first stage 
IIp is chosen as a matrix that is extractable from D p .  At 
the k+lst stage a partial schedule (llp, IIp-1,. , I I p - k + l )  
is available, so that I I p - k  is chosen as a permutation matrix 
extractable from ELp-, D1 - E1=p--lc+l IIl, in a recur- 
sive manner. This procedure is called backward extraction 
since the permutation matrices are determined in the re- 
verse order in which they are used. If a backward extraction 
procedure succeeds in extracting a permutation matrix at 
each stage, then the obtained sequence is a uniform WRR 
schedule. 
The three variations of backward extraction presented 




A .  Basic Backward Extraction (BBE). 
BBE is obtained simply by extracting an arbitrary per- 
mutation matrix at each stage. The full algorithm is given 
in Fig. 1. At  each stage, nonzero entries of the matrix 
CL, Dl - IIl are eligible for scheduling, and well 
known maximum matching techniques are used to extract 
an arbitrary permutation matrix among eligible entries, 
without regard to their magnitudes. 
In general, multiple distinct permutation matrices can 
be extracted at a certain stage as can be seen in Ds in Ex- 
for IC = P - 1 : 1 do 
Extract % from ELk Di - CL,+l ni 
if no such permutation matrix exists then 
end if 
The algorithm fails. 
end for 
end 
Fig. 1. Basic Backward Extraction. 
ample 1. The selection of a particular permutation matrix 
at each stage however affects all later stages, and may de- 
termine whether the procedure yields a schedule at all. In 
particular, for the traffic matrix given in Example 1, if the 
first three stages result to the permutation matrices lis, 
fI7, and IIg below, then a permutation matrix can not be 
extracted in the fourth stage and so uniform WRR can not 
be obtained. 
r l  o o 0 1  r o  o o 1 1  
0 0 1 0  1 0 0 0  
0 0 0 1  0 1 0 0  
' 8 = [ 0  1 0 O ] >  0 1 0 1 .  
r l  o o 0 1  
B. Balancing Service Ratios (BSR): 
BSR attempts mimicking an idealized fluid analogue in 
which each connection receives service at constant rate. 
Thus in the idealized fluid model, connection (i, j )  receives 
m(i , j ) /P  units of service per stage. This quantity, how- 
ever, is in general not an integer, in turn BSR aims to  
approximate this analogue. 
Service ratio of a connection ( i , j )  at the kth stage of a 
backward extraction procedure refers to the ratio of num- 
ber of services received by the connection by the end of the 
kth stage to the total number services required by the con- 
nection within the schedule length. Denote this quantity by 
s,(i , j)  and note that s k ( i , j )  = C~p- ,+ l  l l l( i , j) /m(i , j) .  
BSR aims to equalize the service ratios of all connections 
at each stage. Towards this end, at stage k a connection is 
considered eligible for scheduling only if 
A permutation matrix is now extracted at each stage from 
the eligible entries, as described for the BBE algorithm 
above. The description of BSR is essentially the same as 
that of BBE except for the definition of eligibility. 
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I ,  Input: llaffic matrix M. 
Ou tpu t :  Either a uniform WRR schedule ( l " I ~ , r I z , .  . . , np) or fail- 
ure. 
begin 
Compute D1, 1 = 1,2,. . . , P. 
Set oldest-deadline = k = P. 
Extract I I p  from D p  
while k 5 P do 
while it is possible do 
Extract nk-1 from CLoldestdeadline ~1 - ELk Q, 
k t k - 1 ,  
end while 
oldest-deadline t oldest-deadline - 1 
if oldest-deadline < k - 1 then 
end if 
end while 
The algorithm fails. 
end 
Fig. 2. Oldest Deadline First Algorithm. 
C. Oldest Deadline First (ODF): 
The ODF variation of backward extraction mimics the 
earliest deadline first principle in reverse order. Namely, 
for each k and partial schedule I Ip ,  IIp-1,. . . , &, the next 
matrix nk-1 is extracted from Cz=m Dl - Cz=k where 
m is the largest integer such that the extraction is possible. 
Note that m 2 k - 1 for a uniform WRR schedule. Thus in 
backward extraction, ODF gives priority to older deadlines. 
The algorithm is given in Fig. 2. 
P P 
IV. NUMERICAL RESULTS 
In this section, we use simulation to compare the perfor- 
mance of the proposed algorithms in a statistical sense. 
Numerical experiments are conducted as follows. For given 
values of switch size N and schedule length P,  a num- 
ber of traffic matrices with these parameters are generated 
randomly. Each algorithm is then applied to each one of 
these traffic matrices. The success rate of an algorithm is 
defined as the ratio of the number of matrices for which 
the algorithm generated a uniform WRR schedule to the 
total number of matrices. We measure the performance 
of the three algorithms in terms of their success rates. 
Switch sizes N = 4,8, and 16 and for each size schedule 
lengths P = 2N, 4N, .  . . ,40N are considered. For each 
( N ,  P )  pair, 10000 traffic matrices are randomly generated 
for N = 4,8,  and 16. Figures 3, 4, and 5 illustrate the 
success rates of the three algorithms for different values of 
N .  In all cases all algorithms had success rates larger than 
95%. Algorithms BSR and ODF had very similar perfor- 
mances, which were notably better than that of BBE. It 
is intriguing to observe that the performances of all three 
algorithms seem to increase with increasing values of pa- 
rameters N and P. This appears to be due to the richer 
combinatorial structure of the problem for large parameter 
values. For example the number of permutation matrices of 
size N x N increases very fast with N ,  and when P is large 
the entries of a typical traffic matrix are more or less uni- 
Basic Backward Extraction 
Balancing Service Ratios Algonthm 
1 0 9 4 1  1: Oldest , Deadline First , Algorithm 1 ,  1 
0 92 
50 100 150 
0 9  
Schedule Length 
Fig. 3. Success rates of BBE, BSR, and ODF for N = 4 and 10000 
traffic matrices per schedule length. 
1 , _ _ _ _ ,  - - - -  - -  _ - _ _  - - _ -  ,- 
0.98i ,/' ,/-I 
,$0.961 
Basic Backward Extraction 
Oldest Deadline First Algonthm 
Balancing Service Ratios Algonthm 
0 50 100 150 200 250 300 
09 
Schedule Length 
Fig. 4. Success rates of BBE, BSR, and ODF for N = 8 and 10000 
traffic matrices per schedule length. 
0.981 ' / i 
$ 0 9 6  
""0 100 200 300 400 500 600 
Schedule Length 
Fig. 5. Success rates of BBE, BSR, and ODF for N = 16 and 10000 
traffic matrices per schedule length. 
form, possibly making it easier to identify a uniform WRR 
schedule. The exact reason seems difficult to determine. 
This behavior of the algorithms emphasize their merit for 
increasingly complex scheduling problems. 
The failure of an algorithm implies that at least one 
deadline is missed by the obtained schedule. To obtain 
the number of missed deadlines we extended each algo- 
rithm by allowing deadline relaxations in which a deadline 
is postponed whenever it is absolutely necessary to be able 
to extract a permutation matrix. The percentage of dead- 
lines which are missed by one time slot, by schedules ob- 
tained via these algorithms are given in Figures 6,7, and 
8. Note that the total number of deadlines for each consid- 
ered traffic matrix is P N .  These percentages typically lie 
below O. l%,  and rapidly decrease with increasing schedule 
length. In neither case a fraction of more than 5 x 
of the deadlines were missed by 2 time slots. No deadlines 
were missed by more than 2 time slots. 
The proposed algorithms in this paper perform signifi- 
cantly better than relevant existing algorithms regardless 
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2 0 0 6 ~  Basic Backward Extraction 
- - Oldest Deadline First Algonthm 
Balancing Service Ratios Algorithm . 
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Fig. 6. Percentage of deadlines missed by 1 time slot for BBE, BSR, 
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Fig. 7. Percentage of deadlines missed by 1 time slot for BBE, BSR, 
ODF, for N = 8 and 10000 traffic matrices per schedule length. 
Schedule Length 
Fig. 8. Percentage of deadlines missed by 1 time slot for BBE, BSR, 
ODF, for N = 16 and 10000 traffic matrices per schedule length. 
the fact that we consider a more general problem and a 
switch with link utilization of exactly 1.0. All algorithms 
proposed in [7] have degrading performances as switch size, 
schedule length, or switch utility increases. When switch 
size is 8, success rates of these algorithms approach zero. 
Likewise, success rates of algorithms in [7] for switch of size 
4 get below 0.6 and 0.4 as the switch utility and schedule 
length approach 1.0 and 300 respectively. In [8], a schedul- 
ing algorithm is provided to obtain a feasible schedule for 
periodic traffic whose each period evenly divides all longer 
periods for a switch with link utility 1.0. For more general 
period, the algorithm provides a feasible schedule if link 
utility is less than 1/4. Another greedy algorithm which 
provides a schedule for arbitrary periods for a switch with 
link utility less than 1/14 is also provided in [8]. Finally, a 
heuristic algorithm proposed in [9] provides similar perfor- 
mance with the proposed algorithms in this paper in terms 
of the percentage of missed deadlines however its perfor- 
mance was obtained for average link utility of 0.92. Addi- 
tionally, the algorithm proposed in [9] is far more complex 
due to its critical nodes and links tracking feature. 
V. CONCLUSION 
In this paper, we present a formulation of uniform weighted 
round robin service discipline in input queued switches, and 
propose efficient heuristic scheduling algorithms, namely 
BBE, BSR and ODF, all based on a backward extraction 
technique. Simulation results show that the proposed al- 
gorithms perform very well in terms of their success rates. 
Performances of the proposed algorithms are not negatively 
affected by increase in switch size, schedule length and is 
independent of the link utilization, as opposed to some of 
related previous works [7], [8]. BSR and ODF perform 
better that BBE. It is hard to compare BSR and ODF 
and their performances become very close as the switch 
size increases. The offline implementation of the proposed 
algorithms entails first obtaining the P permutation matri- 
ces, and then scheduling packet transmission according to 
these matrices in a cyclic manner. Online implementation 
involves solving one maximum matching problem at each 
time slot, therefore offline implementation may be more 
suitable for very high speed switches. 
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